Sarsen Technology
Sarsen Technology home products and services search by manufacturer about us contact us Sarsen Technology Sarsen Technology

TigerSHARC, SHARC and FPGA Digital Signal Processing COTS Solutions

Quad ADSP-TS201 TigerSHARC DSP PCI-X Board

One cluster of four ADSP-TS201 DSPs @ up to 600 MHz

BittWare’s T2-PCI (T2PC) DSP board features the ADSP-TS201 TigerSHARC DSPprocessor from Analog Devices. This multiprocessor PCI-X board implements BittWare’s ATLANTiS (Advanced Transfer Link Architecture for New TigerSHARC) architecture to take full advantage of this high-performance DSP.

This architecture combines robust TigerSHARC processing with the versatile Virtex-II Pro FPGA from Xilinx to offer ultra high performance and unprecedented I/O bandwidth.

ADSP-21060

The board also provides a large on-board bank of SDRAM, flash memory for hostless boot, and a PMC site for adding additional processors or I/O capabilities.

The T2PC matches a cluster of four ADSP-TS201 TigerSHARCs with:

  • High-bandwidth, low-latency off-board I/O, reconfigurable for nearly any application
  • High-speed interprocessor communication network to facilitate scalability
  • SharcFIN PCI-DSP bridge for integrating DSPs with PCI bus and other peripherals
  • Comprehensive software for ease-of-use

High Performance TigerSHARC Processing

The T2PC features a cluster of four ADSP-TS201 TigerSHARC DSPs, which are interconnected by a 64-Bit, 100 MHz cluster bus. The ADSP-TS201 processor operates at up to 600 MHz, providing 3.6 GFLOPS of peak processing power.

Because of its superscalar architecture, the ADSP-TS201 is also efficient at fixed-point processing, with each DSP supporting 14.4 BOPS of processing. Along with 24 Mbits of on-chip RAM, each DSP also boasts four high-speed LVDS link ports running at up to 1 GB/sec each. Two link ports from each DSP create an interprocessor communications ring, and the remaining two link ports are routed to the on-board FPGA.Please follow the links below for details of BittWare development boards using both the first and second generation families of TigerSHARC® processors.

SharcFIN PCI Bridge & Host Interface

The T2PC features a BittWare SharcFIN PCI-DSP bridge chip that gives the DSPs low-overhead access to the host and PMC site via the 64-Bit, 66 MHz PCI interface.

The SharcFIN also provides a general purpose peripheral bus that allows the DSPs to access the Flash and the FPGA control registers. It also provides host access to the DSPs, on-board SDRAM, FLASH and FPGA control registers.

Low-Latency Off-Board I/O

The T2PC boasts a tremendous amount of I/O bandwidth and options, including eight LVDS link ports, a PMC site with BittWare’s PMC+ I/O extensions, high-performance digital I/O headers,and eight RocketIO high-speed serial transceivers. Total potential I/O bandwidth is greater than 6 GB/sec.

Xilinx Virtex-II Pro FPGA

A Xilinx Virtex-II Pro (XC2VP20) FPGA adds tremendous flexibility to the board and is useful for routing communications, translating protocols, and implementing algorithms. It is used to implement eight on-board TigerSHARC link ports and supports a variety of external digital I/O (DIO), flags, and interrupts. The Virtex-II Pro’s eight RocketIO high-speed serial transceivers, which are brought off-board, provide additional external communications.

ATLANTiS: A Superior Architecture for a Superior Processor

To facilitate off-board I/O and provide communications routing and processing, the T2PC features BittWare’s ATLANTiS architecture, which is implemented in the Xilinx Virtex-II Pro FPGA. All off-board I/O for the board, which includes external link ports and digital I/O blocks, is routed through the FPGA, which can support a throughput of 4 GB/sec. By tightly integrating the DSPs, PCI bridge, PMC interface, and I/O peripherals with the on-board FPGA, ATLANTiS gives designers nearly infinite options for configuring and routing the I/O.

TigerSHARC Link Ports

The eight bi-directional TigerSHARC link ports routed to the ATLANTiS FPGA provide 4 GB/sec of data transfer between the DSP cluster and the FPGA. Using its eight RocketIO high-speed serial transceiver channels and its digital I/O blocks, the FPGA can communicate off-board at greater than 4.8 GB/sec. It can be configured to connect the I/Os to each other or to the ADSP-TS201 link ports, allowing any combination of inputs and outputs to be routed together.

The digital I/O blocks include PMC+ and high-performance off-board connectors. Each digital I/O signal can also be individually configured as single-ended or LVDS. ATLANTiS adds tremendous flexibility to the DSP subsystem, allowing system designers to route the link ports and digital I/O blocks as their specific applications require.

Development Tools

BittWare offers complete software development tools that allow designers to easily develop application code and integrate the BittWare TigerSHARC-PCI-X card into their systems.

BittWare's BittWorks DSP21k Toolkit allows users to easily develop application code and simply comunicate with all of BittWare's ADSP-TS201 DSP cards. The board is fully compatible with Analog Devices' VisualDSP++® and supports in-circuit emulation. It is also supported by TS-Lib, BittWare's highly-optimized, C-callable runtime libraries, and by SDL's DSPdeveloper, target for MathWorks MATLAB, Simulink® and Real-Time Workshop®.

Full technical advice on the BittWare hardware and software embedded COTS TigerSHARC DSP solutions is available from Sarsen Technology on +44 1672 511166.

Sarsen Technology
©2000 - 2004 Sarsen Technology Limited
updated 02 July 2004