TOTAL: £0.00
home

email


Search Right
Need help
 
Need help?
Contact us on
+44 1672 511166
info@sarsen.net
 
News Bytes Archive
Sarsen Technology Logo

www.sarsen.net
 

Press Release

Marlborough, UK - September 2016
 

Sarsen Technology Sponsors FPGA Network – Design Tools & Methodologies Event  

 
Event: FPGA Network – Design Tools & Methodologies
Date: Tuesday 11th October 2016
Time: 9.30am - 4pm
Location: Intel, Swindon

Sarsen Technology is very pleased to be sponsoring this event, which has been put together specifically for FPGA experts who with a vested interest in tools and methodologies.

Working with a wide range of customers and markets has given us important insight into how the best design tools and methodologies are fundamental building blocks in creating better FPGA-based systems. Sarsen Technology supports a wide range of hardware based on both Xilinx and Altera FPGAs, and can also supply a full range of software development tools and software drivers to get your FPGA system to market on-time and on-budget.

We will be contributing to the debate with a discussion on ‘FPGA Platform Development Kit Enables Fast TTM’, delivered by Chad Hamilton, VP of Intellectual Property (IP), Software and Support at BittWare. We are also very pleased to have Manuele Papais from DAVE Embedded Systems with us, showcasing their Xilinx Zynq based hardware and talking to engineers about Asymmetric Multi Processing on Cortex-A CP, with a focus on system integrity and reliability on Linux and RTOS cores.

There are a number of speakers at the event alongside BittWare, including both Xilinx and Altera.


Confirmed Speakers

Synopsys: Flexible debug and visibility techniques to enhance all FPGA design and deployment cycles
BittWare: FPGA platform development kit enables fast TTM
Mentor Graphics: Staying competitive by evolving your FPGAverification methodologies
Bitvis AS: A game changer for VHDL verification: advanced VHDL verification – made simple for anyone
Telexsus: FPGA real-time debug with vastly increased operational capture time – live demo
Cadence: 100M gate designs in FPGAs – fact or fiction?
Altera now part of Intel: Zen and the art of high-speed design
Xilinx: Vivado HLx Design Methodology
ITDev: Static code analysis using Blue Pearl software

Find out more and book your place here.

www.nmi.org.uk
 



Add a comment


News

Sarsen Technology Supports Growth with a New Team Member

Following another exciting period of growth at Sarsen Technology we are very pleased to welcome Laura K to the team.

Read more...