TOTAL: £0.00
home

email


Products

WB3XR2


Overview

SOSA-Aligned 3U Dual RFSoC 100GbE FPGA Board

The WILDSTAR 3XR2 FPGA Processor from Annapolis Micro Systems is 100GbE-enabled, SOSA-aligned, and leverages the processing and A/D & D/A converting power of two Gen 3 Xilinx UltraScale+™ RFSoC FPGAs. This is the first SOSA™-aligned 100Gb Ethernet RFSoC board that combines analog and digital capability in a single 3U OpenVPX slot. Previously these operations would require two or more boards to accomplish.

The 3XR2 also offers a full-length coax-connected Analog Interface Mezzanine Site. This site can be populated in one of three ways:
 
  • With a direct RF digitization mezzanine
  • With simple analog circuitry (filtering, amplification, etc.)
  • With a 3rd party or customer-supplied analog tuner to allow for digitization of higher frequency signals

Combining filtering and tuning with digitising and processing delivers much lower SWaP-C than separate single-function modules, while maintaining the ability to upgrade either capability separately.

The rugged 3XR2 supports wide temperature ranges via air (VITA 48.1), conduction (VITA 48.2), or air-flow-through (VITA 48.8) cooling. Min/max operating temperatures are -55˚C/85˚C; min/max storage temperatures are -65˚C/105˚C.

Technical

  • Supports 3rd party/customer-designed Analog Interface Cards for direct RF digitization or 18+GHz superhet tuning
  • Two Gen 3 Zynq® UltraScale+™ RFSoC FPGAs (XCZU43DR). Other configurations also available – contact factory for part number options.
    • Quad-core 64-bit ARM® Cortex-A53
    • Dual-core 32-bit ARM® Cortex-R5F
    • Up to 2.8 Mb of UltraRAM Per RFSoC
    • 8GB per RFSoC
  • VITA 46.11/SOSA IPMC Support

Specifications

General Features

  • Supports 3rd party/customer-designed Analog Interface Cards for direct RF digitization or 18+GHz superhet tuning
  • Two Gen 3 Zynq® UltraScale+™ RFSoC FPGAs (XCZU43DR). Other configurations also available – contact factory for part number options.
    • Quad-core 64-bit ARM® Cortex-A53
    • Dual-core 32-bit ARM® Cortex-R5F
    • Up to 2.8 Mb of UltraRAM Per RFSoC
    • 8GB per RFSoC
  • VITA 46.11/SOSA IPMC Support

ADC & DAC I/O

  • ADC
    • Channels: 8
    • Sample Rate: 0.5–5.0+GSps
    • Resolution: 14 bit
  • DAC
    • Channels: 8
    • Sample Rate: 0.5–10.0+GSps
    • Resolution: 14 bit
  • Backplane RF support with VITA 67
  • HSS connections can support protocols such as 10/40/100Gb Ethernet and Aurora or user designed protocols. Some HSS interfaces also support PCIe using FPGA hard blocks

Mechanical and Environmental

  • 3U OpenVPX (VITA 65) Compliant, 1” VITA 48.1/48.2 or 1.5” VITA 48.8 (AFT) spacing
  • Supports OpenVPX payload profiles such as:
    • SLT3-PAY-1F1U1S1S1U1U2F1H-14.6.11-n (SOSA Primary)
    • SLT3-PAY-1F1U1S1S1U1U4F1J-14.6.13-n (SOSA Secondary)
  • Available with 85° C ambient air temperature or card edge support and -55° C power-on
  • Available with -65° C to 105° C storage temperature
  • Air, Air-Flow-Through or Conduction Cooled
  • Only requires +12V and +3.3VAUX from backplane
  • Developed in alignment with the SOSA™ Technical Standard

Application Development

  • Open Project Builder Application Design Suite
    • Full Board Support Package for Fast and Easy Application Development
    • Computational, DSP and Data Flow Control Cores (FFTs, FIR, Math, etc)
    • Develop in GUI environment or create VHDL and use HDL environment
    • Built-in Debugger for Hardware in the loop Debugging
    • Supports High-Level Synthesis (HLS) Design Flow
  • VHDL BSP packages including full synthesis and simulation support
  • Communication Cores Included (10/40Gb Ethernet and AnnapMicro Protocol cores)
  • IOPE JTAG Access through RTM or Ethernet
  • Board control and status monitoring can be local and/or remote (via Ethernet)

Ordering information

There are a number of configurations available. Please speak to one of our engineers to discuss your requirements, or request a quote through the website.

Associated products