WS6XV2 - SOSA Aligned 6U VPX Xilinx Versal 100GbE FPGA Board - Sarsen Technology
TOTAL: £0.00
home

email


Products

6XV2


Overview

SOSA Aligned 6U VPX Xilinx Versal 100GbE FPGA Board

The WILDSTAR 6XV2 from Annapolis Micro Systems integrates two of Xilinx's new Versal™ Premium VP1702 FPGAs. It is 100GbE-enabled, SOSA-aligned, and highly rugged and thermally-controlled.

These FPGA boards are SOSA-aligned Plug-In Cards (PIC). They include two Versal Premium VP1702 FPGAs and have eight 32-bit LPDDR4 DRAM ports running up to 3700 MT/s.

Each card has two next generation mezzanine sites that are optimized for JESD-based ADCs and DACs. Based on FMC/FMC+ specification, it allows larger form factor cards for higher IO density. VITA 66/67 optical/RF backplane support is included.

There is also an on-board quad ARM CPU running up to 1.4 GHz which can be used for local application requirements.  It is accessible over backplane PCIe or Ethernet and provides dedicated AXI interfaces to all FPGAs. It is also used to query board health like FPGA temperature and power. It is connected to the OpenVPX control plane via 1 or 10GbE.

WILDSTAR 6XV2 6U OpenVPX FPGA Processor boards are hot swappable in air cooled environments allowing for more system reliability.

Technical

General Features

  • Two Versal™ Premium VP1702 FPGAs. Each FPGA has:
    • Up to 10,896 DSP Slices and 5,557,720 logic cells
    • Up to 541 Mb of High Bandwidth, Low Latency UltraRAM
    • Five 32-bit LPDDR4 DRAM ports running up to 3732 MT/s
    • Dual-core 64-bit ARM® Cortex-A72 running up to 1.4GHz
    • Dual-core 32-bit Cortex-R5F real-time processor running up to 600MHz
    • Contact factory for VP1502 support
  • Multiple levels of hardware and software security
  • Optional Front panel RS422/RS485 GPIO interface per FPGA
  • Up to twelve 100G Optical Transceivers to VITA 66 Backplane Interface
    • Can be populated concurrently with Mezzanine IO Card
    • Can be increased with optical Mezzanine IO Card

Specifications

Two Next Generation (WMC-H) Mezzanine Sites

  • Optimized for JESD-based ADCs and DACs or Optical Transceivers
    • For High Bandwidth Applications
    • Annapolis Mezzanine products with “WH” prefix
  • SOSA Aligned backplane I/O
  • Optimized for VITA 66/67 interfaces
  • Optimized for cooling
  • Allows larger form factor cards for higher IO density
  • Based on FMC+
  • Available options:
    • WHDMF1: Jariet Electra-MA: 2TX (64.0GSps)/2RX (61.4GSps)
    • WHGM65: AMD Xilinx RFSoC: 4TX (5.0GSps)/4RX (9.85GSps)
      • 2TX/8RX also available
    • WHQMB1: ADI Apollo MxFE 4TX (20.0GSps)/4RX (28.0GSps)
  • Others covered under NDA. Contact Factory for more information.

Mechanical and Environmental

  • 6U OpenVPX (VITA 65) Compliant, 1” VITA 48.2 spacing
  • Supports OpenVPX payload profile:
    • SLT6-PAY-4F2Q1H4U1T1S1S1TU2U2T1H-10.6.4-n
  • Available with 85C ambient air temperature or card edge support and -55C power-on
  • Available with -65C to 105C storage temperature
  • Air, Air-Flow-Through or Conduction Cooled
  • Only requires +12V and +3.3VAUX from backplane
  • Developed in alignment with the SOSA™ Technical Standard 1.0
  • RT3 backplane connectors for 100G support

Application Development

  • Full Board Support Package for fast and easy Application Development
  • Includes source for all provided software components and examples on Versal PEs
  • Open CoreFire™ support
    • HDL generation
  • Three development flow paths:
    • Traditional RTL development flow
      • HDL/IPI -> Vivado™ -> PetaLinux project -> Bitstream
    • *NEW* Dynamic Function eXchange (DFX) RTL development flow
      • Includes abstract shell approach which avoids PetaLinux rebuilds on iterations
      • Design refactors and testing iterations significantly sped up
      • CIPs function remains active while fabric is reloaded
    • *NEW* Vitis™ Platform Project development flow

Ordering information

The WS6XV2 is highly configurable. Please request a quote and one of our team will be in touch to discuss your application requirements.